Low power high speed operational amplifier design using cadence

Simple item page
dc.contributor.authorKhan, Zarrar
dc.contributor.authorGupta, Rampravesh (16ET16)
dc.contributor.authorAnsari, Abdul karim (16ET08)
dc.contributor.authorFaki, Nihal (16ET14)
dc.contributor.authorGarje, Sandip (16DET83)
dc.date.accessioned2021-11-09T06:47:07Z
dc.date.available2021-11-09T06:47:07Z
dc.date.issued2020-05
dc.description.abstractThis paper presents a new approach to design 0f low power high speed operational Amplifier. The amplifying cell consist of two parts, differential amplifier and common source Amplifier. We are design a two stage CMOS operational amplifier which operate at 1.8Vpower supply and whose input is dependent on bias current. The supply voltage has been scaled down in order to reduced the overall power consumption of the system. The main aim of our work is to increase the slew rate of the op-amp without decreasing the gain of the amplifier. At large supply voltage, there is a trade-off among speed, power, GBW and gain but this op-amp has very low power consumption with a high driving capacity. The op-amp provide a gain pf 60dB and bandwidth of 30Mhz and 2pf load capacitor and output slew rate is 20V/μs. Keywords:-Slew rate, GBW, PM, gain and bandwidth.en_US
dc.identifier.urihttp://localhost:8080/xmlui/handle/123456789/3626
dc.language.isoenen_US
dc.publisherAIKTCen_US
dc.subjectProject Report - EXTCen_US
dc.titleLow power high speed operational amplifier design using cadenceen_US
dc.typeOtheren_US
Files
Original bundle
Now showing 1 - 1 of 1
No Thumbnail Available
Name:
16ET16.pdf
Size:
1.06 MB
Format:
Adobe Portable Document Format
Description:
Black Book
Download
License bundle
Now showing 1 - 1 of 1
No Thumbnail Available
Name:
license.txt
Size:
1.71 KB
Format:
Item-specific license agreed upon to submission
Description:
Download
Collections
EXTC Engineering - Project Reports