Design of ADC using CMOS for wireless communication
| dc.contributor.author | Khan, Zarrar | |
| dc.contributor.author | Ashrafi, Mujassam (14DET73) | |
| dc.contributor.author | Khan, Faraz (14DET82) | |
| dc.contributor.author | Qureshi, Sarfaraz (14DET101) | |
| dc.contributor.author | Thakur, Shehzad (14DET125) | |
| dc.date.accessioned | 2017-05-19T06:04:15Z | |
| dc.date.available | 2017-05-19T06:04:15Z | |
| dc.date.issued | 2017-05 | |
| dc.description.abstract | In the current technical era, the technology advancement leads most of the applications demanding for a reduction in the whole size of the system in terms of its space occupied in any device. Mobile applications are one of the apt scenarios for this category. Apart from the size reductions due to the technology advancement, it also calls in for the reduction in the power consumption. The Data Converters section, besides being very power hungry, it is also usually extremely power hungry in comparison with the other blocks of any architecture and that’s why low power has also become a tough requirement in most of the systems. The total power consumption of the system being maintained in a low figure has almost become a mandatory specification in many applications. The SAR Analog to Digital Converter architecture is chosen in this master thesis project, as it is one of the very successful moderate resolution achievable converter system present among all the data converter architectures. The schematic model of the entire system is implemented in Cadence system in order to fulfil the technical requirements of the project. The SAR architecture is implemented in Cadence 180 nm technology and the power supply used is 2.5 volts. A differential configuration of the whole system is thoroughly studied and an equivalent single ended system is also studied, implemented and measured in this project. The differential architecture is studied in this project to learn the merits behind the differential architecture, which basically avoid the linearity and offset errors raised in the single ended architecture. The resolution for which the system is designed is 10 bits. | en_US |
| dc.identifier.uri | http://www.aiktcdspace.org:8080/jspui/handle/123456789/1965 | |
| dc.language.iso | en_US | en_US |
| dc.publisher | AIKTC | en_US |
| dc.relation.ispartofseries | Accession # PE0179; | |
| dc.subject | Project Report - EXTC | en_US |
| dc.title | Design of ADC using CMOS for wireless communication | en_US |
| dc.type | Project Report | en_US |